



Terawins, Inc.

***Datasheet
Version 1.00***

November 29, 2013

T582D Portable Surveillance Processor

www.hksimmentor.com
sales@hksimmentor.com

Revisions Note

Revisions	Description of changes	Date	Note
0.83	First draft internal release	Oct 18, 2013	
1.0	T582D first official release	Nov 29, 2013	

REVISIONS NOTE	2
1. INTRODUCTION	5
1.1. FEATURES	5
1.2. GENERAL DESCRIPTION	7
1.3. APPLICATIONS	7
1.4. SYSTEM ARCHITECTURE	8
1.5. PINOUT DIAGRAM	9
1.6. PIN DESCRIPTION	10
1.7. GPIO PIN CONFIGURATION	14
2. FEATURES DESCRIPTION	17
2.1. SOCBAREBONE SUBSYSTEM	17
2.2. MEDIA RELATED FUNCTIONALITIES	17
2.3. VERSATILE DISPLAY PROCESSOR SUBSYSTEM	18
3. THEORY OF OPERATIONS	19
3.1. SYSTEM OPERATIONAL STATE DIAGRAM	19
3.2. I: CCOMMAND PROTOCOL	20
3.3. Y/C SEPARATION AND CHROMA DECODER	22
3.4. DIGITAL COLOR TRANSIENT IMPROVEMENT (DCTI)	23
3.5. BLACK/WHITE-LEVEL EXTENSION (BLE&WLE)	24
3.6. COLOR SPACE CONVERTER	24
3.7. FIR SCALAR	25
3.8. GAMMA CORRECTION	25
3.9. OSD2	26
3.10. SPI OSD	33
3.11. SPI MASTER	37
3.12. I80 MASTER	49
3.13. I80 SLAVE MODE	53
3.14. IIC2AHB	56
4. REGISTER DESCRIPTION	59
4.1. ADC REGISTER SET (SERIAL BUS REGISTER SET 0)	59
4.2. INPUT TIMING REGISTER SET1 (SERIAL BUS REGISTER SET 0)	61
4.3. ITU-656 DECODER REGISTER SET	61
4.4. INPUT TIMING REGISTER SET2 (SERIAL BUS REGISTER SET 0)	65
4.5. PICTURE ENHANCEMENT REGISTER SET (SERIAL BUS REGISTER SET 0)	70
4.6. SCALING REGISTER SET (SERIAL BUS REGISTER SET 0)	73
4.7. GAMMA AND PATTERN GEN. REGISTER SET (SERIAL BUS REGISTER SET 0)	77
4.8. OSD2 REGISTER SET (SERIAL BUS REGISTER SET 0)	79
4.9. LCD OUTPUT CONTROL REGISTER SET (SERIAL BUS REGISTER SET 0)	91
4.10. GLOBAL CONTROL REGISTER SET (SERIAL BUS REGISTER SET 0)	97
4.11. TCON REGISTER SET (SERIAL BUS REGISTER SET 1)	101
4.12. FPLL REGISTER SET (SERIAL BUS REGISTER SET 1)	104
4.13. INFRA-RED REGISTER SET (SERIAL BUS REGISTER SET 1)	106
4.14. DIGITAL PWM REGISTER SET (SERIAL BUS REGISTER SET 1)	107
4.15. PAD CONTROL (SERIAL BUS REGISTER SET 1)	111
4.16. COLOR SPACE CONVERT REGISTER SET (SERIAL BUS REGISTER SET 1)	112
4.17. COMMAND QUEUE REGISTER SET	113
4.18. Y/C SEPARATION AND CHROMA DECODER REGISTER SET (SERIAL BUS REGISTER SET 2)	115
4.19. SCALER INTERRUPT REGISTER SET (SERIAL BUS REGISTER SET 2)	134
4.20. ADAPTIVE CONTRAST ENHANCEMENT REGISTER SET (SERIAL BUS REGISTER SET 3)	135
4.21. SAR REGISTER SET (SERIAL BUS REGISTER SET 3)	136
4.22. SPI OSD REGISTER SET (SERIAL BUS REGISTER SET 3)	142
4.23. dSPI MASTER REGISTER SET (SERIAL BUS REGISTER SET 3)	148

4.24.	QSPI MASTER REGISTER SET (SERIAL BUS REGISTER SET 3)	151
4.25.	SPI ARBITRATION REGISTER SET (SERIAL BUS REGISTER SET 3)	152
4.26.	I80 MASTER REGISTER DESCRIPTION (0x1B00-0000)	153
4.27.	SYSTEM MANAGER REGISTER DESCRIPTION (0x17C0-0000)	157
4.28.	WATCHDOG & TIMER REGISTER DESCRIPTION (0x11C0-0000)	162
4.29.	GENERAL I/O REGISTER DESCRIPTION (0x1900-0000)	164
4.30.	INTERRUPT CONTROLLER REGISTER DESCRIPTION (0x1140-0000)	169
4.31.	I80 SALVE REGISTER DESCRIPTION (0x1A00-0000)	174
4.32.	NOR FLASH CONTROLLER REGISTER DESCRIPTION (0x1D80-0000)	178
4.33.	MOTION DETECTION REGISTER DESCRIPTION (0x1D40-0000)	183
4.34.	AUDIO CONTROLLER REGISTER DESCRIPTION (0x1D00-0000)	184
4.35.	REAL TIME CLOCK REGISTER DESCRIPTION (0x1080 0000)	192
4.36.	MISCELLANEOUS REGISTER DESCRIPTION (0x1800-0000)	196
4.37.	IIC2AHB REGISTER SET	196
5.	ELECTRICAL CHARACTERISTICS	198
5.1	DIGITAL I/O PAD OPERATION CONDITION	198
5.2	DC CHARACTERISTICS	198
5.3	AC CHARACTERISTICS	199
5.4	ANALOG PROCESSING AND A/D CONVERTERS	199
5.5	ABSOLUTE MAXIMUM RATING	199
5.6	I: C Host INTERFACE TIMING	200
6.	PACKAGE DIMENSIONS	201
7.	ORDERING INFORMATION	202
8.	GENERAL DISCLAIMER	202
9.	CONTACT INFORMATION	202

1. Introduction

1.1. Features

- **16-bit RISC CPU up to 120Mhz with MMU**
 - System control
 - Support 16-bit instruction set for smaller code footprint

- **Built-in 88K-byte SRAM**

- **Built-in hardwired JPEG, Motion-JPEG encoder**

- Up to 720x480 30 fps on-the-fly
- Support embedding time-stamp from RTC to JPEG

- **Built-in hardwired JPEG, Motion-JPEG decoder**

- Up to 720x480 30 fps

- **Built-in Real-Time Clock (RTC)**

- **Built-in simple motion detection mechanism**

- Support either through digital input or CVBS input

- **Audio storage data format**

- Support 16/32-kbps ADPCM / μ -law / a-law

Audio/Video Input Source

- **Digital CCIR656/601 for CMOS module**

- **CVBS input**

- Support up to 3 multiplexed CVBS channels in NTSC/PAL

- **Audio Analog to Digital Convertor (ADC)**

- Sigma-Delta single channel ADC
- Support 16/32-kbps ADPCM / μ -law / a-law

Panel Controller/Interface

- **i80**

- Vsync mode and command mode

- **TTL**

- RGB666/888 with TCON
- DPWMfor DC-DC/LED

- **sRGB**

- normal and interlace mode

- **On Screen Display(OSD)**

- Support 1/2/4/8 bits/pixel
- 8K-word OSD2 memory
- Supports text or bitmap modes
- Subpixel type support for Smart Font

Rendering

- Supports character blinking and overlay functions
- Fully programmable character mapping
- Supports alpha blending & Zoom-in/Zoom-out function
- Built-in 114+ fonts (12 x18, 16 x24 each)
- Pattern-Filled background
- Optional fonts stored in off-chip serial ROM
- Supports free run OSD mode

- **SPI Flash Based On Screen Display Engine**

- Support bitmap background images on SPI NOR flash, and having various transition effects. Also support Terawins Bitmap Compression(TWBC) to save storage space 50%
- Support Sprite layer for animation icon
- Standard RGBA 8888 index color palette with two lookup tables

- **Resolution up-to 800x600 and full screen OSD**

Audio Output Interface

- **Audio Digital-to-Analog Convertor**

- Sigma-Delta single channel DAC

On-chip Peripherals

- **SD/MMC**

- SD card supports up to 32GB SDHC

- **SPI NOR flash controller**

- Support eXecution-In-Place (XIP)

- **2-wired serial bus interface(I2C)**

- Master and Slave modes

- **GPIO**

- Support interrupt mode

- **UART x2**

- Two standard UART ports, one has hardware flow control

- **Watchdog**

- **SAR**

- up to 3 input channels (depends on models)
- For keypad, temperature/battery measurement, etc.

- **IR controller**
 - Support hardware NEC/RC5/Sony IR decoder

Power & Packages

- **System (Power) Management Unit**
 - Dynamic Clock frequency adjustment to save power consumption
 - Operation, Suspend, Shutdown mode
- **Package Type and Voltage**
 - LQFP 128 pins
 - Voltage : 3.3V/1.8V
 - Internal LDO for core power 1.8V

1.2. General Description

The T582 is a highly integrated all-in-one Portable Surveillance Processor that provides major cost saving solution for various product lines in surveillance market. T582 has built-in real-time MJPEG encoder through either digital or analog inputs, and save to SD card storage with optimized FAT support for robust and reliable storage, and live view on panel while recording to SD card. MJPEG decoder is supported for playback. Motion detection

is also supported by the chip for surveillance usage. Various user input interface for UI, and flexible auxiliary interfaces, like UART, GPIOs, for controlling other peripherals. T582 could direct support most typed of analog and digital panels with refine and adjustable image quality. T582 builds in Terawins high quality video processor engine and is easy to make the video/image quality better.

1.3. Applications

1. Car digital video recorder with real-view monitor
2. Video door phone monitor
3. Portable baby monitor
4. Personal digital video recorder